





LG2/4 (14"/15.6") MUXLESS and Dis. BLOCK DIAGRAM 01



PCB 8L STACK UP


LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : IN3
LAYER 7 : GND
LAYER 8 : BOT











Sandy Bridge Processor (DDR3)








CFG2	R8276		1K_4
CFG4	R8278		*1K_4
CFG7	R8280		*1K_4
CFG5	R8277		*1K_4
CFG6	R8279		*1K_4


```
CFG[6:5] (PCIe Port Bifurcation Straps)
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```

 NB5	PROJECT : LG2/4 DIS Quanta Computer Inc.		
	Size Custom	Document Number SNB 4/4 (GND)	Rev 3A
Date: Thursday, May 19, 2011		Sheet 5 of 47	

Cougar Point (DMI, FDI, PM)

Cougar Point (LVDS, DDI)

06







PCH Pull-high/low(CLG)


INT LVDS & CRT disable (DIS only remove)

INT HDMI disable (DIS only remove)

System PWR_OK(CLG)




Cougar Point (HDA, JTAG, SATA)



DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.

RTC Clock 32.768KHz

07




HDD0 (SATA3 6.0Gb/s)

2nd HDD0 (SATA3 6.0Gb/s)


ODD

MINISATA (SATA1 1.5Gb/s)

RTC Circuitry(RTC)




HDA Bus(CLG)




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	SPKR R8349 1K 4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R8350 1K 4 R9138 10K 4 +3V
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R8351 330K 4 +3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R8355 1K 4 ACZ_SDOA [32]
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#	R8358 1K 4 BBS_BIT0
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		R8357 1K 4 BBS_BIT1 [8]
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V R8359 1K 4 NV_ALE [8]
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm	+1.8V R8360 2.2K 4 R8361 1K 4 NV_CLE [8] H_SNB_IVB# [2]
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V5 R9148 1K 4 ACZ_SYNC
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	[32] ACZ_SDOA ACZ_SDOA R8362 1K 4 +3.3A_1.5A_HDA_IO
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	R8365 1K 4 ICC_EN# [9]
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R8366 1K 4 PLL_ODVR_EN [9]
SPI_MOSI	ITPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R8398 1K 4 +3V




NB5	PROJECT : LG2/4 DIS Quanta Computer Inc.		
	Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 3A
	Date: Thursday, May 19, 2011	Sheet 7 of 47	


PCI/USB OC# Pull-up (CLG)




Cougar Point-M (PCI, USB, NVRAM)




PLTRST#(CLG) +3VS5




SMBus/Pull-up(CLG)




CLK_REQ/Strap Pin(CLG)




Cougar Point-M (PCI-E, SMBUS, CLK)





PCIE Clock



SMBus/Pull-up(CLG)





[8] BOARD_ID0
 [8] BOARD_ID2
 [8] BOARD_ID6
 [8] BOARD_ID7

BOARD_ID0
 BOARD_ID2
 BOARD_ID6
 BOARD_ID7

RD0
 RD1
 RD2
 RD3
 RD4
 RD5
 RD6
 RD7

R8562
 R8563
 R9039
 R8478
 R9040
 R9042
 R10887
 R10889

10K_4
 *10K_4
 10K_4
 10K_4
 10K_4
 *10K_4
 10K_4
 10K_4

BOARD_ID0
 BOARD_ID1
 BOARD_ID2
 BOARD_ID3
 BOARD_ID4
 BOARD_ID5
 BOARD_ID6
 BOARD_ID7

RU0
 RU1
 RU2
 RU3
 RU4
 RU5
 RU6
 RU7

R8501
 R8473
 R8428
 R8474
 R9041
 R9043
 R10888
 R10890

*10K_4
 *10K_4
 *10K_4
 *10K_4
 *10K_4
 *10K_4
 *10K_4
 *10K_4

+3V3
 +3V
 +3V3
 +3V
 +3V3
 +3V
 +3V
 +3V



D2
 D3
 D4
 D5
 D6
 D7

Add Board ID6, Board ID7 FOR CB Project

Cougar Point-M (POWER)


COUGAR POINT (POWER)

10




UMA & Muxless Only, If have power noise issue then stuff it.

IBEX PEAK-M (GND)



IBEX PEAK-M (GND)






1




1
















CHANNEL A: 256MB/512MB DDR3








	Select
Dis	Ra
muxless	Rb

	Select
Dis	Ra
Muxless	Rb


	Select
Dis	Ra
Muxless	Rb



[6]	PCH_LA_DATAP0	PCH_LA_DATAP0	R57	*0.4	TXL0OUT+
[6]	PCH_LA_DATAN0	PCH_LA_DATAN0	R56	*0.4	TXL0OUT-
[6]	PCH_LA_DATAP1	PCH_LA_DATAP1	R41	*0.4	TXL0UT1+
[6]	PCH_LA_DATAN1	PCH_LA_DATAN1	R40	*0.4	TXL0UT1-
[6]	PCH_LA_DATAP2	PCH_LA_DATAP2	R38	*0.4	TXL0UT2+
[6]	PCH_LA_DATAN2	PCH_LA_DATAN2	R39	*0.4	TXL0UT2-
[6]	PCH_LB_CLK	PCH_LB_CLK	R50	*0.4	TXCLKOUT+
[6]	PCH_LB_CLK#	PCH_LB_CLK#	R51	*0.4	TXCLKOUT-
[6]	PCH_LB_DATAP0	PCH_LB_DATAP0	R36	*0.4	TXJ0OUT+
[6]	PCH_LB_DATAN0	PCH_LB_DATAN0	R37	*0.4	TXJ0OUT-
[6]	PCH_LB_DATAP1	PCH_LB_DATAP1	R52	*0.4	TXJ0UT1+
[6]	PCH_LB_DATAN1	PCH_LB_DATAN1	R53	*0.4	TXJ0UT1-
[6]	PCH_LB_DATAP2	PCH_LB_DATAP2	R34	*0.4	TXJ0UT2+
[6]	PCH_LB_DATAN2	PCH_LB_DATAN2	R35	*0.4	TXJ0UT2-



Ra DIS




Rb MUXLESS






Ra DIS



Rb MUXLESS







Ra DIS



PROJECT : LG2/4 DIS
Quanta Computer Inc.




Size Custom	Document Number LCD CONN/LID function	Rev 3
Date: Thursday, May 19, 2011	Sheet 22 of 47	



















Share Pin

7-in-1
flash media
slot(SD / SDHC / SDXC(UHS 104) / MS/MMC/ XD/ MSP)

















Atheros Lan



[2,6,7,8,9,10,29,32,34,37,38,41,43] +3VS5



[41] +3VLANVCC

[2,6,7,8,9,10,12,13,14,17,21,22,23,24,25,26,28,29,30,31,32,37,39,41,42] +3V



USB3.0/USB2.0 x1 COMBO

Del USB3 from Chipset



CTL1	CTL2	CTL3	TPS2540 Control Truth Table
0	0	0	Out Discharge ,Power switch OFF
0	X	1	Dedicated charging port, auto-detect (DCP)
X	1	0	Standard downstream port, USB 2.0 Mode.(SDP)
1	1	1	Charging downstream port, BC1.2 (draft).(CDP)


LGE SPEC	S0/S3		S4/S5	
	AC Mode	DC Mode	AC Mode	DC Mode
change mode	CDP	CDP	DCP	DCP
user define Battery % and wake up from USB		SDP		OFF

Charger USB

Add R10911,R10912,R10596 for TPS2543


80 mils (lout=2A)
high active

Ios = 48000/RILIM0
default: Auto-detect






	Power switch select
LG	Rc
CB	Rd


PV	USB Power switch for CB
----	-------------------------




Mini PCI-E Card 1 - Half WLAN




LGE mini-pcie power status		
WLAN	Bluetooth	+3V_WLAN
Radio-ON	Radio-ON	Power-ON
Radio-ON	Radio-OFF	Power-ON
Radio-OFF	Radio-ON	Power-ON
Radio-OFF	Radio-OFF	Power-OFF



Mini PCI-E Card 2- Full size MINISATA




Power Plan Cap for EMI




MAIN SATA HDD

DC Current rating: 0.5 A




2nd SATA HDD for 17"

DC Current rating: 0.5 A



SATA CD-ROM To ODD Board

30




For 17" place

2.5A >100mils

For 14"/15" place


2.5A >100mils



Ra FOR 14"/15"


Rb FOR 17"

Ra




Rb

Rb



CPU



[6, 7, 10, 17, 21, 22, 23, 25, 29, 31, 41] +5V


[2, 6, 7, 8, 9, 10, 12, 13, 14, 17, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 37, 38, 41, 42] +3V

[41, 43] +12VALW

PROJECT : LG2/4 DIS
Quanta Computer Inc.


Size Custom	Document Number ODD/HDD/HOLES	Rev 3A
Date: Thursday, May 19, 2011		Sheet 30 of 47

CPU FAN



FAN_PWM C10804 *220P/50V_4
FAN1SIG C10805 *220P/50V_4
DV2 ...FOR EMI


USB / Power LED & SW for 14"/15"/17" To USB Board



Change Net

USB Board Pin 15,16 for CB	
LG	Ra
CB	Rb

Power SW for 17"




LED Select Pin

Led1 Select	
LG	Ra
CB	Rb


Led2 P/N	
LG	BEWH0051Z00
CB	BEWY0007ZA0

10 mils (250mA)




TOUCH PAD CONNECTOR To Click Board & FP

Update TPC9 footprint & P/N...0303




LID / MUTE / VU UP / VU DO To AD Function Board




DV2 ...FOR EMI


KEYBOARD PULL-UP




TP Button CONNECTOR To Touch Pad



BLUETOOTH




KEYBOARD Con.



PROJECT : LG2/4 DIS
Quanta Computer Inc.




Size	Document Number	Rev
Custom	BT/USB/eSATA	3A
Date: Wednesday, May 18, 2011	Sheet 31 of 47	




**TOP DC_JACK
90W/120W(QC)**

LG2_DIS only



+5V +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A

+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A



+5VPCU

(VTT/2A)

(3mA)

+1.5VSUS +/- 5%
Countinue current:6A
Peak current:12A
OCP minimum 15A

$$RILIM = ILIM \times RDS(ON) / 10\mu A$$

RDSon=4.7m ohm



**Place this short pad
close to output CAP**


Place this FB parts close to IC





PROJECT : LGx MUXLESS
Quanta Computer Inc.


Size Custom	Document Number DDR3 (RT8207)	Rev 2A
Date: Wednesday, May 18, 2011	Sheet 35 of 47	










LG2_DIS only sky blue color is disable GT setting



LG2_DIS only




sky blue color is disable GT setting



42

	Seymour (OCP 24A)	Whistler
Ca	PC240 X	V
Cb	PC235 PC237 X	V
PQa	PQ3018 X	V
La	1U/15A	0.45U25A
Ra	8.66K-ohm	8.66K-ohm
Eng/ Mem	DDR3 XT800/900	DDR3 PRO 600/800
	12.9A/17.3A	19.2A/32.2A

Whistler
Irms= 19.2A
Ipeak= 32.2A



Seymour	CNTRL1 GPIO6	CNTRL0 GPIO5
0.9V	0	0
0.95V	0	1
1.1V	1	0
1.15V	1	1

Whistler	CNTRL1 GPIO6	CNTRL0 GPIO5
0.9V	0	0
1.0V	0	1
1.05V	1	0
1.15V	1	1

Ra --> 15K-ohm
Rb --> 10K-ohm







PROJECT : LGx MUXLESS
Quanta Computer Inc.

Size Custom	Document Number +VGACORE (RT8208)	Re :
Date: Wednesday, May 18, 2011		Sheet 42 of 46

VGA Core

LG2_DIS only

43



[2,4,12,13,35,36] +1.5VSUS
[2,6,7,8,9,10,27,29,32,34,37,38,41] +3VS5
[15,16] +3V_VGA
[14,16,18] +1.8V_VGA
[15,18,19,20] +1.5V_VGA
[14,16,17,18] +1.0V_VGA
[30,41] +12VALW
[22,26,29,33,34,35,36,37,40,41,42] +VIN



PROJECT : LGx MUXLESS
Quanta Computer Inc.

Size Custom	Document Number +VGA POWER	Rev 2A
Date: Thursday, May 19, 2011	Sheet 43 of 47	

LG2/4 Power rail map

